What is verification?
Verification is art of comparing implemented design with the specification. Process of verification involves of finding mismatches (called bugs) between the design behavior and the specification documents. Verification of a design involves application of input and measuring design output against expected ones.
Labels:
verification
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment