Although we intended to have a combinatorial circuit but we have ended up as an sequential circuit which is going to cause problems for sure. For e.g., if in our case statement
case (select_lines)
00: ;
01: ;
10: ;
endcase
if select_lines are 11 then also design will hold its earlier output which is malfunctioning. Also since it results in combinatorial feedback it is difficult to constrain in synthesis and have to be broken.
skip to main |
skip to sidebar
Posts
Contents
- ahb (1)
- combinational (1)
- delay (1)
- digital design (1)
- executable files (1)
- Gate Level Simulation (2)
- JTAG (3)
- makefile (1)
- Nexus (2)
- object files (1)
- processsor architecture (1)
- RTL Simulation (1)
- sequential (1)
- split transcation (1)
- State machines (1)
- stub (1)
- synthesis (1)
- testbench (1)
- validation (1)
- verification (4)
- verilog (31)
No comments:
Post a Comment