skip to main |
skip to sidebar
Posts
Contents
- ahb (1)
- combinational (1)
- delay (1)
- digital design (1)
- executable files (1)
- Gate Level Simulation (2)
- JTAG (3)
- makefile (1)
- Nexus (2)
- object files (1)
- processsor architecture (1)
- RTL Simulation (1)
- sequential (1)
- split transcation (1)
- State machines (1)
- stub (1)
- synthesis (1)
- testbench (1)
- validation (1)
- verification (4)
- verilog (31)
2 comments:
sensitivity list is the declaration of various inputs,outputs or inouts in port declaration of a module.
The list of input parameters whose change in value control enters always block
Always@(a,b,c)
--> if a or b or c changes control goes inside always
A,b,c is sentitivity list
Post a Comment