What is difference between verification and validation?

The process of checking specification against implemented RTL or Gate level netlist is called verification while checking specification against the input output behavior of actual silicon chip is called validation.