skip to main
|
skip to sidebar
VLSIBuzz : VLSI interview questions and discussions!
Given the following Verilog code, what value of "a" is displayed?
always @(clk) begin
a = 0;
a <= 1;
$display(a);
end
3 comments:
Anonymous said...
the value of "a" would be 1.
July 3, 2013 at 10:27 PM
Unknown
said...
0 it will be
April 10, 2016 at 10:08 AM
Unknown
said...
The value of 'a' will be '1'
May 10, 2018 at 7:18 PM
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
Subscribe To
Posts
Atom
Posts
Comments
Atom
Comments
Contents
ahb
(1)
combinational
(1)
delay
(1)
digital design
(1)
executable files
(1)
Gate Level Simulation
(2)
JTAG
(3)
makefile
(1)
Nexus
(2)
object files
(1)
processsor architecture
(1)
RTL Simulation
(1)
sequential
(1)
split transcation
(1)
State machines
(1)
stub
(1)
synthesis
(1)
testbench
(1)
validation
(1)
verification
(4)
verilog
(31)
Search This Blog
Followers
3 comments:
the value of "a" would be 1.
0 it will be
The value of 'a' will be '1'
Post a Comment